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Three-Function Logic Gate Controlled by Analog Voltage
A different logic function is selected by changing a single voltage.
NASA’s Jet Propulsion Laboratory, Pasadena, California
The figure is a schematic diagram of a
complementary metal oxide/semicon-
ductor (CMOS) electronic circuit that
performs one of three different logic
functions, depending on the level of an
externally applied control voltage, Vsel.
Specifically, the circuit acts as 
• A NAND gate at Vsel = 0.0 V,
• A wire (the output equals one of the
inputs) at Vsel = 1.0 V, or
• An AND gate at Vsel = –1.8 V.
[The nominal power-supply potential
(VDD) and logic “1” potential of this cir-
cuit is 1.8 V.]
Like other multifunctional circuits
described in several prior NASA Tech
Briefs articles, this circuit was synthe-
sized following an automated evolu-
tionary approach that is so named be-
cause it is modeled partly after the
repetitive trial-and-error process of bio-
logical evolution. An evolved circuit
can be tested by computational simula-
tion and/or tested in real hardware,
and the results of the test can provide
guidance for refining the design
through further iteration. The evolu-
tionary synthesis of electronic circuits
can now be implemented by means of a
software package — Genetic Algo-
rithms for Circuit Synthesis (GACS) —
that was developed specifically for this
purpose. GACS was used to synthesize
the present trifunctional circuit.
As in the cases of other multifunctional
circuits described in several prior NASA
Tech Briefs articles, the multiple functionality
of this circuit, the use of a single control
voltage to select the function, and the auto-
mated evolutionary approach to synthesis
all contribute synergistically to a combina-
tion of features that are potentially advanta-
geous for the further development of ro-
bust, multiple-function logic circuits,
including, especially, field-programmable
gate arrays (FPGAs). These advantages in-
clude the following:
• This circuit contains only 9 transistors
— about half the number of transistors
that would be needed to obtain equiva-
lent NAND/wire/AND functionality by
use of components from a standard dig-
ital design library.
• If multifunctional gates like this circuit
were used in the place of the config-
urable logic blocks of present commer-
cial FPGAs, it would be possible to
change the functions of the resulting
digital systems within shorter times. For
example, by changing a single control
voltage, one could change the function
of thousands of FPGA cells within
nanoseconds. In contrast, typically, the
reconfiguration in a conventional
FPGA by use of bits downloaded from
look-up tables via a digital bus takes mi-
croseconds.
This work was done by Ricardo Zebulum
and Adrian Stoica of Caltech for NASA’s Jet
Propulsion Laboratory. Further informa-
tion is contained in a TSP (see page 1).
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This CMOS Circuit Performs as One of Three Logic Gates, depending on Vsel. The first and second num-
ber next to each transistor symbol are the width and length, respectively, of the transistor in microns.
The CMOS substrate connections are VDD (PMOS) and ground (NMOS).
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